Evaluating Hardware Compilation Techniques
نویسندگان
چکیده
منابع مشابه
A Simulation Methodology for Software Energy Evaluation
We describe a comprehensive simulation methodology and tool for evaluation of software energy for the pipelined DLX processor. Energy models for each module of DLX are built and the energy is evaluated during run time execution. The input to the simulator are the instructions of the program and the simulator estimates energy of each micro-instruction using the energy models. Our simulator allow...
متن کاملGPU-Accelerated Computation and Interactive Display of Molecular Orbitals
In this chapter, we present several GPU algorithms for evaluating molecular orbitals on three-dimensional lattices, as is commonly used for molecular visualization. For each kernel, we describe necessary design trade-offs, applicability to various problem sizes, and performance on different generations of GPU hardware. Further, we demonstrate the appropriate and effective use of fast on-chip GP...
متن کاملIntroduction to the Configware Minitrack: Hardware and Software Come Closer
Hardware design methods come closer to software engineering. Proven techniques are further ahead than common awareness of them. Behavioral Synthesis means hardware compilation rather than CAD: Hardware compilation from register-transfer level sources or even from high-level programs like C sources. The programmer “programs” by himself the hardware he needs. This has become reality by novel dyna...
متن کاملFast Hardware Compilation of Behaviors into an FPGA-Based Dynamic Reconfigurable Computing System
This report presents new techniques for architecture and performance driven compilation of software programs into reconfigware (reconfigurable hardware). These new techniques effectively improve on the complex resource sharing approaches typical of High-Level Synthesis algorithms, which are efficient for layout flexible ASICs but are clearly not adequate for reconfigurable devices with pre-defi...
متن کاملHardware compilation, configurable platforms and ASICs for self-validating sensors
We describe the use of hardware compilation techniques to provide a exible interfacing and computing platform for building self-validating (SEVA) sensors. SEVA technology has been developed at Ox-ford as a generic method of supplying a real-time guarantee on the quality of a physical measurement as well as the measurement itself. We describe the reconngurable hardware platforms that have been c...
متن کامل